Talk:Replay system

Unnamed section
Before anyone flies off the handle, please take a look at the source article. Thanks.the1physicist 20:33, 20 November 2005 (UTC)

Other x86 processors
I need to find good references for this but my understanding is that a similar system does exist on newer processors. In order to make the best usage of bypass buses, dependent uops should be scheduled such that they start to execute when their dependency finishes executing. Not all uops have a known latency though so a uop may try to execute then be replayed if it fails the first time due to data not being ready. The canonical example that I hear cited most often is that a uop that depends on a load will try to execute at the L1 latency after the load and be replayed if the load was a miss. I have have only heard the term replay be used for this so it seems at least related to this article even if it is different than how it worked on the P4. I haven't heard it used outside of x86 processors but that doesn't mean that it doesn't exist. Here's a StackOverflow post that discusses reply on modern systems. In general, that wouldn't be a good source but I trust Peter Cordes and BeeOnRope to be accurate most of the time so I consider this a case of finding good sources. &mdash; Bryce (Talk) 22:13, 6 May 2024 (UTC)