Talk:Visual Instruction Set

VIS support in SPARC64?
Poking around a little on the net, it seems like VIS is supported in at least SPARC64 VI (but maybe not earlier revs?). Can a subject expert weigh in here?--NapoliRoma 21:05, 3 December 2007 (UTC)
 * Found mention of VIS 1 in SPARC64 V documentation.--NapoliRoma 22:16, 3 December 2007 (UTC)

As far as I know, VIS is supported on relatively new SPARC64 processors. But some instructions are not directly supported by hardware (microcode or trap? not sure), so performance of VIS on SPARC64 might not be as good as that on UltraSPARC. Houyi 10:57, 4 December 2007 (UTC)

Other
It doesn't appear that any of the Sun external links point to anywhere except for Oracle webspam. Removing links.--thechao

The link to docs.sun.com is broken.

VIS 3.0 seems to be available in ultrasparc T3 and T4, although there is no public documentation afaict.

External links modified
Hello fellow Wikipedians,

I have just modified 1 one external link on Visual Instruction Set. Please take a moment to review my edit. If you have any questions, or need the bot to ignore the links, or the page altogether, please visit this simple FaQ for additional information. I made the following changes:
 * Corrected formatting/usage for http://www.sun.com/processors/vis/download/mlib/mlib_wp.pdf

When you have finished reviewing my changes, please set the checked parameter below to true or failed to let others know (documentation at ).

Cheers.—cyberbot II  Talk to my owner :Online 16:01, 31 March 2016 (UTC)

Differences vs x86 nonsense
Some of the comparison in the "Differences vs x86" section are nonsense.

For example:

As with the SIMD instruction set extensions on other RISC processors, VIS strictly conforms to the main principle of RISC: keep the instruction set concise and efficient.

x86 SSE vector extensions are VERY efficient and are VERY concise. They implement very general forms that suit a wide range of applications. --64.121.146.209 (talk) 13:32, 28 November 2017 (UTC)