User:Jfishburn/Intentional Clock Skew in Synchronous Circuits

Intentional clock skew is clock skew that is deliberately designed into a Synchronous circuit to armor it against various kinds of failure, or to enable it to be clocked at a higher rate.