Talk:Multigate device

Reads like a press release for every conceivable semiconductor company
How many industry and corporate references do we need in this article? It is no longer encyclopedic, as everyone has jumped onto this article for advertising. Where to start hacking out the name drops?

Untitled
Hoping that this article can replace or merge with the too-specific, not-too-well-organized FinFET article Irene Ringworm 19:02, 10 January 2007 (UTC)

Good article but one extra point could be added
Hi I really like this article but what a double gate or tri-gate device but there is one point i would like to be added. In the art the terms of double gate and tri-gate are used very confusingly. With double gates sometimes people refers to two gates on each of the sides for a finfet or on top and bottom for a planar double gate connected together so they in effect electrically are just one gate. Likewise a finfet with one wrap-around gate is often times called a tri-gate. When two gates either in a finfet or a planar double gate configuration are separated and individually electrically connected to in effect electrically become a double gate device they are often called independent, separated or split gate devices to clearly distinguish these devices from the non independent types. It seems as others are better at integrating knowledge into the article so I am not going to add this point as of now. I hope others will ad the point otherwise I will try to formulate it to the best of my abilities in march 2007. Landers 16 february 2007 193.88.185.185 13:10, 16 February 2007 (UTC)
 * I've got a substantial rewrite in the works that distinguishes between MIGFET (independent gate operation) and MUGFET (wraparound gate). Irene Ringworm 15:48, 16 February 2007 (UTC)


 * Not sure what has happened since 2007, but this NOT a good article. The writing could be much improved by following conventional rules of style.  The organization is a bigger problem.


 * My perspective is a preson coming to this page looking for the meaning of finFET. Saying that a finFET is a multigate device is misleading in and of itself.  Beginning the discussion by introducing various options for multigate without clarifying any of them aggravates the problem.  The main difference between a finFET and a conventional MOSFET is the geometry as opposed to the number of gates or their connectivity.  The important thing is the fin, not the number of gates. The point to emphasize is that the fin allows the channel to be acted on from the sides.  — Preceding unsigned comment added by 75.10.143.187 (talk) 14:47, 5 December 2012 (UTC)

Needs to discuss analogue applications
I'm not the person to do it, as I'm only reading about it now, but dual-gate FETs have been used for a long time in analogue applications (e.g. mixers for superhet radio receivers). This application should be discussed here alongside the more recent digital applications. JulesH (talk) 09:10, 11 February 2012 (UTC)
 * could be a useful source for anyone who does decide to do this. JulesH (talk) 09:20, 11 February 2012 (UTC)


 * Really, the devices described in this article should be termed multi-channel FET, not multi-gate FET. The dual-gate FET, is, as mentioned above, used in VHF applications. It has two independent gates on a single channel. The device functions as a cascode amp if the gate closest to the drain is kept at a constant potential wrt the source. These devices are fundamentally different. There's even a special symbol for a dual-gate FET. --71.214.208.91 (talk) 17:30, 12 June 2012 (UTC)

Unclear descriptions
The descriptions of FinFETs an Trigates seem garbled to me:


 * FinFET: The distinguishing characteristic of the FinFET is that the conducting channel is wrapped by a thin silicon "fin", which forms the body of the device.


 * TriGate: These transistors employ a single gate stacked on top of two vertical gates allowing for essentially three times the surface area for electrons to travel.

Shouldn't it be more like:


 * FinFET: The distinguishing characteristic of the FinFET is that the conducting channel or "fin", which forms the body of the device, is wrapped by a thin silicon gate.


 * TriGate: These transistors employ a single gate stacked on top of two or more vertical paths between source and drain allowing for essentially three times the surface area for electrons to travel.

--agr (talk) 12:09, 11 December 2012 (UTC)


 * No - FinFET 'fin' is the gate not the channel. - Rod57 (talk) 11:06, 23 June 2017 (UTC)

FinFET vs Trigate?
What is the difference between a FinFET and a trigate?--Frozenport (talk) 16:09, 24 April 2013 (UTC)


 * Looks like Tri-Gate is Intel's type/style of FinFET. eg See - Rod57 (talk) 11:02, 23 June 2017 (UTC)

External links modified
Hello fellow Wikipedians,

I have just added archive links to 2 one external links on Multigate device. Please take a moment to review my edit. If necessary, add after the link to keep me from modifying it. Alternatively, you can add to keep me off the page altogether. I made the following changes:
 * Added archive https://web.archive.org/20070927025913/http://www.itrs.net/Links/2006Update/FinalToPost/04_PIDS2006Update.pdf to http://www.itrs.net/Links/2006Update/FinalToPost/04_PIDS2006Update.pdf
 * Added archive https://web.archive.org/20110903091941/http://www.intel.com:80/technology/silicon/integrated_cmos.htm to http://www.intel.com/technology/silicon/integrated_cmos.htm

When you have finished reviewing my changes, please set the checked parameter below to true to let others know.

Cheers.—cyberbot II  Talk to my owner :Online 01:14, 19 January 2016 (UTC)

External links modified
Hello fellow Wikipedians,

I have just added archive links to 6 one external links on Multigate device. Please take a moment to review my edit. If necessary, add after the link to keep me from modifying it. Alternatively, you can add to keep me off the page altogether. I made the following changes:
 * Added archive https://web.archive.org/20150403182054/http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4357895 to http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4357895
 * Added archive https://web.archive.org/20131214053155/http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5715611&contentType=Journals+&+Magazines&queryText=Dual-+Independent-Gate+FinFETs+for+Low+Power+Logic+Circuits to http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5715611&contentType=Journals+%26+Magazines&queryText%3DDual-+Independent-Gate+FinFETs+for+Low+Power+Logic+Circuits
 * Added archive https://web.archive.org/20120415023847/http://www.electroiq.com:80/blogs/chipworks_real_chips_blog/2012/04/intel-to-present-on-22-nm-tri-gate-technology-at-vlsi-symposium.html to http://www.electroiq.com/blogs/chipworks_real_chips_blog/2012/04/intel-to-present-on-22-nm-tri-gate-technology-at-vlsi-symposium.html
 * Added archive https://web.archive.org/20120323162150/http://www.tr.ietejournals.org/article.asp?issn=0256-4602;year=2010;volume=27;issue=6;spage=446;epage=454;aulast=Subramanian to http://www.tr.ietejournals.org/article.asp?issn=0256-4602;year=2010;volume=27;issue=6;spage=446;epage=454;aulast=Subramanian
 * Added archive https://web.archive.org/20061015230550/http://www.freescale.com/webapp/sps/site/overview.jsp?nodeId=0ST287482180CAE to http://www.freescale.com/webapp/sps/site/overview.jsp?nodeId=0ST287482180CAE
 * Added archive https://web.archive.org/20090430113707/http://www.intel.com:80/technology/silicon/integrated_cmos.htm to http://www.intel.com/technology/silicon/integrated_cmos.htm

When you have finished reviewing my changes, please set the checked parameter below to true to let others know.

Cheers.—cyberbot II  Talk to my owner :Online 07:34, 22 February 2016 (UTC)

External links modified
Hello fellow Wikipedians,

I have just modified 2 external links on Multigate device. Please take a moment to review my edit. If you have any questions, or need the bot to ignore the links, or the page altogether, please visit this simple FaQ for additional information. I made the following changes:
 * Corrected formatting/usage for http://dlia.ir/Scientific/IEEE/iel1/16/2677/00081634.pdf
 * Added archive https://web.archive.org/web/20120721225549/http://www-device.eecs.berkeley.edu/bsim/?page=BSIMCMG to http://www-device.eecs.berkeley.edu/bsim/?page=BSIMCMG

When you have finished reviewing my changes, you may follow the instructions on the template below to fix any issues with the URLs.

Cheers.— InternetArchiveBot  (Report bug) 09:49, 1 January 2017 (UTC)

FinFET text and image seem to contradict each other
The FinFET text seems to conflict with the Doublegate FinFET.PNG image it uses. The image points to the green channel as the fin but the text seems to imply it is the red gate around the channel that is the 'fin'. Also the image is named "Doublegate FinFET" but it only seems to show one (red) gate wrapped over the green channel. - Rod57 (talk) 10:51, 23 June 2017 (UTC)


 * Ok, so a few things. The diagram is correct - green channel is the "fin". The text used to have the correct language, until this edit where an anonymous user tried to "correct" the text. The source-drain is the fin. (source here) "In a FinFET, the channel connecting the source and drain is a thin, finlike wall jutting out of the silicon substrate." Unfortunately, Wikipedia gets copied around, and the faulty information has made its way into review papers. I even came across a review paper ("Comparative Study of MOSFET, CMOS and FINFET: A Review", by Prasad M and Dr. U B Mahadevaswamy) which I suspect has content copied off this wiki article including the mistake. "The term “FINFET” describes a non-planar, double gate transistor built on an SOI substrate, based on the single gate transistor design. The important characteristics of FINFET is that the conducting channel is wrapped by a thin Si “fin”".


 * The "doublegate" is under the assumption that there is a spacer preventing electrical contact the very top of the fin- thus, the left and right sides of the fin are two distinct "gates". Intel's "trigate" abuses the terminology a bit further- is not really 3 different gates, it's a single gate with contact on 3 sides. Forbes72 (talk) 21:44, 17 July 2017 (UTC)

Split or rename - FinFET and Tri-Gate might not have multiple gates
FinFET (and Intel's Tri-Gate) should be split out into FinFET as they might not have multiple gates - probably someone thought Tri-Gate mean triple gate (rather than 3-sided gate) - or are there RS for finFETs being considered multigate devices - in which case we should split finFET from MIGFETs ? - Rod57 (talk) 11:46, 23 June 2017 (UTC)

✅ FinFET should be split out.Daiquping (talk) 13:30, 7 December 2017 (UTC)

External links modified
Hello fellow Wikipedians,

I have just modified 3 external links on Multigate device. Please take a moment to review my edit. If you have any questions, or need the bot to ignore the links, or the page altogether, please visit this simple FaQ for additional information. I made the following changes:
 * Corrected formatting/usage for https://www.amd.com/us-en/Corporate/VirtualPressRoom/0%2C%2C51_104_543_8001~42454%2C00.html
 * Corrected formatting/usage for http://www.tr.ietejournals.org/article.asp?issn=0256-4602%3Byear%3D2010%3Bvolume%3D27%3Bissue%3D6%3Bspage%3D446%3Bepage%3D454%3Baulast%3DSubramanian
 * Added archive https://web.archive.org/web/20081218203055/http://www.americansemi.com/Flexfet.html to http://www.americansemi.com/Flexfet.html

When you have finished reviewing my changes, you may follow the instructions on the template below to fix any issues with the URLs.

Cheers.— InternetArchiveBot  (Report bug) 19:52, 20 September 2017 (UTC)

Discrete versus integrated
I do not understand where the article treats discrete components and where integrated. May be this can be made clear in the article. Andries (talk) 19:23, 25 September 2022 (UTC)

Miller effect
I understood that the Miller effect disappears for a multigate transsitor. Can this be treated? Andries (talk)